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Abstract—Here we describe a multi-compartment neuron cir-
cuit based on the Adaptive-Exponential I&F (AdEx) model, de-
veloped for the second-generation BrainScaleS hardware. Based
on an existing modular Leaky Integrate and Fire (LIF) archi-
tecture designed in 65 nm CMOS, the circuit features exponen-
tial spike generation, neuronal adaptation, inter-compartmental
connections as well as a conductance-based reset. The design
reproduces a diverse set of firing patterns observed in cortical
pyramidal neurons. Further, it enables the emulation of sodium
and calcium spikes, as well as N-Methyl-D-Aspartate (NMDA)
plateau potentials known from apical and thin dendrites. We
characterize the AdEx circuit extensions and exemplify how the
interplay between passive and non-linear active signal processing
enhances the computational capabilities of single (but structured)
on-chip neurons.
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tation, Exponential, LIF, AdEx, Multi-compartment, Dendrites,
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I . I N T R O D U C T I O N
Low-complexity point neuron models are mathematically
tractable and lead to a cost-effective in-silico implementation
[1]. In order to realize large-scale neuromorphic systems, they
offer efficient utilization of silicon die area and maintain an
energy-efficient solution. The classical LIF neuron [2], [3]
has therefore been the popular choice in many first-generation
neuromorphic systems [4]–[6]. However, compared to experi-
mental spike data, the LIF model falls short of predicting the
spike-times and reproduce the diverse properties of biologi-
cal neurons. Extended threshold-based models, such as two-
dimensional models add a second slow variable or additional
state variable to define the membrane evolution. When coupled
with a non-linear term [7]–[10], they can more accurately
predict the physiological data [11]–[13].
The role of single neurons in computation is however more
sophisticated than linear pre-processing of synaptic inputs or
their integration on the membrane that leads to an output
event once a threshold is reached [14], [15]. More specifically,
passive dendrites [16] provide computational functions such as
independent computation of local non-linear operations [17],
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directional selectivity in retinal ganglion cells [18], [19] or
coincidence detection in auditory pathway [20], [21] to state a
few. In addition, the active properties of dendrites contribute to
an internal feedback mechanism with back-propagating action
potentials [22]–[24] that induce Long Term Potentiation (LTP)
in CA1 [25], Layer 5 neurons [26] or evoke broad Ca2+ spikes
in apical dendrites [27]. Further, in the thin dendrites they
contribute to local NMDA plateau potentials [28], [29] marked
by an extraordinary duration and significant amplitude, and
proposed to play a significant role in cortical information
processing and memory consolidation [30].
In this paper, we present a 65 nm CMOS AdEx neuron
circuit with multi-compartment emulation capturing properties
of passive and non-linear active dendrites. We enhance our
modular LIF point neuron architecture characterized in detail
in [31], [32] with AdEx extensions [33]. Further, as detailed in
[34], in addition to the sodium spikes, the dendritic implemen-
tation allows to emulate calcium spikes and NMDA plateau
potentials. The neuron description in [33], [34] is based on
circuit simulations, while here we demonstrate the measured
results from the prototype chip.
The implemented neuron model is designed for integration
in the second-generation BrainScaleS 65 nm physical model
platform [35], operated (“accelerated” to) 1000 times faster
than biological real-time. The presented analog continuous-
time neuron in this work is measured on a 65 nm prototype
chip that implements a scaled-down array of 32 neurons,
connected to 32 × 32 synapses. A finalized version of this
circuit will feature in the larger HICANN-DLS chip – the basic
building block of the second-generation BrainScaleS hardware
targeting a wafer-scale implementation [36]. We omit here the
description and architecture of the prototype chip [37] and
detailed characterization of the LIF neuron (see [31], [32] for
details). In the subsequent sections, we describe the hardware
neuron model and the corresponding implemented architecture
(Sec. II and Sec. III). The circuit description of the AdEx
and multi-compartment extensions are detailed in Sec. IV,
followed by experimental results in Sec. V. A discussion on the
presented neuron and its comparison with other architectures
concludes the paper (Sec. VI and Sec. VII).
I I . N E U R O N M O D E L
The neuron circuit adheres to the AdEx point-neuron model.
However it replaces a fixed reset with a conductance-based
reset. The evolution of the neuron membrane in the AdEx
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2model is described by a two-variable equation [9] given by
Cmem
dVmem
dt
= I − w − gleak(Vmem − Vleak)
+gleak∆T exp
(
Vmem − VT
∆T
) (1)
τw
dw
dt
= a(Vmem − Vleak)− w (2)
where I is the sum of external, synaptic and inter-compartment
input currents, w is the adaptation current. The last two terms
in Eq. 1 model the leak and exponential currents. Cmem is
the membrane capacitance, Vmem is the membrane potential,
gleak and Vleak are the leak conductance and leak potential
respectively, a denotes the subthreshold adaptation, VT is the
exponential threshold and ∆T is its slope factor. At spike time,
the membrane is reset to a specified reset potential, and the
adaptation variable w is updated by a current b, such that
w → w + b.
For hardware realization, a transformation is performed for
the adaptation term [38] equating the adaptation output current,
w = a(Vw − Vleak) (3)
whose substitution modifies Eq. 2 as
−Cw dVw
dt
= gw(Vw − Vmem) (4)
The dendritic structure is implemented using controlled
conductance between adjacent isopotential membranes. The
inter-compartmental current flowing through the tunable con-
ductance connecting the two membranes is expressed as:
Iic = gic(Vi − Vj) (5)
where gic is the inter-compartmental conductance between two
shunted membranes with potentials Vi and Vj.
I I I . N E U R O N A R C H I T E C T U R E
A. Multi-Compartment Architecture
The BrainScaleS neuron can merge its dendritic tree by
connecting adjacent neuron compartments in the array – re-
sulting in a larger membrane capacitor with increased in-
puts. Additionally, this AdEx point-neuron emulation can be
extended to multiple compartments in the circuit using an
inter-compartmental resistor. This architecture is highlighted
in Fig. 1. It shows a matrix of synapse circuits connected to
an array of neurons. Every neuron circuit is shown receiving
excitatory and inhibitory input lines from a single column
of synapses in the matrix. Inside the neuron array, a single
column corresponds to a point neuron. The merged dendritic
tree is realized by using the switches Sic, whereas multiple com-
partments may be realized by utilizing inter-compartmental
resistors Ric. Each neuron compartment may be configured to
emulate either Sodium spikes or broad plateau potentials [34].
Fig. 1: A conceptual view of the multi-compartment, high-input
count AdEx neuron array architecture connected to a matrix of
input synapses that receive asynchronous pre-synaptic inputs –
adapted from [34].
B. Point Neuron Architecture
The LIF neuron circuit proposed and characterized in [31],
[32] introduces a modular architecture, where individual subcir-
cuits are interconnected using transmission-gate switches. The
multi-compartment, AdEx neuron with non-linear dendrites is
an extended enhancement of this base LIF architecture.
The architecture of a single integrated neuron circuit con-
nected to a synapse column is shown in Fig. 2a. On the left
half, the figure shows a single synapse column relaying input
current on two wires – one for excitatory inputs and another
for inhibitory inputs. Each asynchronous pre-synaptic network
event enables a 6-bit DAC for a 4 ns duration. The 6-bit DAC
code is the synaptic weight that modulates the amplitude of
the input pulse event.
The right half shows the AdEx neuron circuit which re-
ceives the two input lines from each synapse column and
implements synaptic dynamics within the synaptic input sub-
circuits. The current output of the synaptic input circuits
(excitatory/inhibitory) is integrated on the neuronal membrane,
formed by a 6-bit tunable capacitor labeled Cmem. The neuron
introduces a membrane leak circuit using a source-degenerated
OTA in unity gain feedback with a conductance gm that models
gleak. During the refractory period, the circuit utilizes this
very leak conductance as reset conductance by enabling higher
3Fig. 2: Simplified schematic diagrams of: a) a single integrated AdEx neuron circuit in a point-neuron configuration receiving
input events from a synapse column. b) adaptation circuit. c) exponential circuit. d) tunable resistor used inside the adaptation
circuit.
4conductance (approx. ×10 gm). When the membrane potential
Vmem on the capacitor Cmem reaches a specified threshold
Vthresh, the comparator toggles its output to logic high (VOH).
The output of the comparator triggers a pulse with a variable
pulse-width duration that is fed to the merged leak/reset circuit.
This pulse input connects the membrane to the reset potential
Vrst via the OTA conductance (gm), as well as enabling its
high-conductance mode [32] (for ×10gm reset conductance).
As soon as the membrane (Vmem) resets, the comparator
outputs logic low (VOL). At the end of refractory period,
the OTA switches back to low-conductance mode where the
leak conductance is gm. This circuit realizes the conductance-
based reset as opposed to a fixed reset suggested by the I&F
neurons to model the relative conductances between different
compartments – which, for example, enables the effect of
synaptic excitation and inhibition on the neuron compartment
during plateau potentials. If we neglect the synaptic inputs,
the height of the plateau potentials is then determined by the
potential VNMDA.
The digital output event also enables the adaptation circuit
(for a programmable duration, see fireadapt) connected to the
membrane via the switch S12. An exponential circuit integrates
a positive exponentially increasing current onto the membrane
enabled by the digital implementation of exponential threshold
(WVT ), and connected to the membrane via the switch S13. The
input synaptic events may also bypass membrane integration,
evoking a single output event for every single input. These
inputs are enabled via the switch S14,15 for excitatory and
inhibitory bypassed inputs. An integrated buffer A0 reads out
multiplexed neuronal voltages. These include the membrane
potential (Vmem), the voltage at the two synaptic input lines
(Vsyn,exc,Vsyn,inh), as well as the adaptation voltage Vw inside
the adaptation circuit. Similarly, another pin marked Istim helps
in measurement, for example for measuring output current
generated by each subcircuit. The membrane also receives a
current input from on-chip current source via S8 (tunable per
neuron), to tune the offset currents as well as to stimulate the
membrane without an external source.
The neuron’s voltage and current bias parameters are stored
on-chip in analog memory [39] adjacent to every neuron circuit.
A total of 20 dedicated biases tune every neuron (14 currents,
6 voltages) whereas 3 current biases are shared among all
neurons in the array. These biases can be tuned with a 10-bit
resolution. All digital configuration bits, e.g., the enables of
switches are stored in a 40-bit SRAM memory in each neuron.
In the implemented chip all SRAM bits are jointly controlled
by a global synchronous controller.
C. Neuron Configurations
To summarize the neuron implements the following firing
configurations:
1) Bypass: This mode generates an output event for every
input synaptic event. This is achieved in a digital I/O config-
uration and all analog circuits except for the bypass inputs
(controlled by S14,15) are disabled. Input synaptic events with
a large pulse amplitude and pulse-width > 30 ns trigger this
bypass link. The bypass circuit is an inverter with shifted trip-
points, driven by the voltage drop created by the synaptic event
at the input synaptic line.
2) LIF: This reduces the neuron circuit to the LIF config-
uration [31] where all non-LIF extensions are disabled. The
output tri-state buffer formed by switch S16 is enabled.
3) AdEx: The standard LIF neuron when supported with
AdEx extensions evoke exponential spikes and accelerating and
decelerating spike-triggered adaptation. The switches S12,13
enable the two terms.
4) Plateau Potentials: Along with Sodium spikes emulated
by the standard LIF and AdEx configurations [40], the neuron
is designed to evoke broad spikes, such as the Calcium spikes
or NMDA plateau potentials [34]. When enabled, the mem-
brane is held on to the NMDA plateau potential VNMDA for
a duration τNMDA, followed by a return to the leak potential
Vleak at the end of pulse duration. Due to a counter-based digital
implementation a very large pulse-width duration of up to 1 sec
is possible [41].
5) Multi-compartment & High Input Count: This configu-
ration utilizes multiple point-neuron circuits in the neuron
array [34]. For high input count it shunts multiple adjacent
membrane capacitors to realize neurons with increased synap-
tic input count in the merged neuronal membrane. For multi-
compartment realization [34], [42], two independent compart-
ments are connected via an inter-compartmental resistance, for
example, to model somatic and dendritic compartments.
I V. C I R C U I T I M P L E M E N TAT I O N
A. Adaptation Circuit
The adaptation circuit implements accelerating and deceler-
ating spike-triggered adaptation as well as adaptation current
given by Eq. 3 and Eq. 4. A simplified circuit schematic is
shown in Fig. 2b. The circuit has been inspired from our first-
generation design presented in [38].
The top right part of the circuit implements Eq. 3, where the
output current w generated by the OTA with conductance ga
emulates the model’s subthreshold conductance parameter a.
It senses the difference between Vleak and Vw at its inputs and
switches them with a configuration bit enVa to realize negative
ga. The OTA is a source-degenerated architecture identical to
the one used in the leak term. (for details, see [32]).
The lower right part of the schematic implements Eq. 4
where the input current gw(Vw − Vmem) is integrated on the
adaptation capacitor Cw. The membrane is buffered by an OTA
labeled Aw and a tunable floating conductance gw connects
this buffered membrane to the capacitor Cw. The circuit is
enabled by asserting the bit enadapt and dis-asserting encapMerge.
This connects the output to the membrane Vmem via switch
Sa0 while connecting the capacitor Cw to the node Vw. The
configuration bit encapMerge should always stay low during
adaptation usage – however when it is disabled (e.g., in LIF
mode), the unused adaptation capacitor can be merged with the
membrane capacitor Cmem by enabling encapMerge essentially
increasing the maximum Cmem from 2.36 pF to 4.36 pF. The
voltage on the capacitor Vw emulates the adaptation variable in
the model. The presence of a tunable conductance implements
adaptation time constant τw = RwCw, where Rw = 1/gw.
5The left side of the circuit shows a charge pump, where
an on-chip bias current Iw is sourced or sinked from the
node Vw via the pass transistors Sp and Sn (assuming enadapt
= 1). The circuit is triggered by the input event fireadapt,
whose presence indicates a digital spike event. The pulse-
width of fireadapt is variable and an equivalent charge q =
Iw · tpulse is integrated (or removed) with every input event
from the capacitor Cw. The configuration bit enVw controls
whether to source or sink current Iw, essentially implementing
either decelerating or accelerating output spiking response. The
charge pump therefore models the spike-triggered adaptation
in terms of integrated voltage, since every output event updates
Vw → Vw ±∆Vw.
The switches Sa0, Sa1 and Scm are transmission gate
switches. All multiplexed inputs are implemented using
transmission-gate multiplexers. The tunable conductance gw is
implemented as a high value tunable floating resistor.
1) Tunable Floating Resistor: The adaptation circuit re-
quires a high value floating tunable resistor that implements
a resistive range from 16 MΩ to 600 MΩ [33], [43]. The
circuit to implement this large resistive range is designed using
bulk-drain connected PMOS devices [44], [45]. The simplified
schematic of the implemented resistor is shown in Fig. 2d.
Between the positive and negative resistor terminals are two
series PMOS bulk-drain connected transistors M1 and M2.
Each of the two devices connect the bulk terminals to its
drain (instead of source) and biased in subthreshold region
to contribute a very large resistance. Both of the devices are
connected back-to-back such that their source terminals are
connected. In this arrangement, only one of the devices is
connected as a bulk-drain connected device at a time. When
VinN > VinP, the device M2 is in bulk-drain configuration, while
M1 is in the nominal bulk-source connected configuration and
therefore RSD2  RSD1. This is because denominations of
source and drain are with respect to MOS terminal potentials.
For VinP > VinN, the roles flip and RSD1  RSD2. A single
bias current Ibias tunes the resistance. A cascode current mirror
realized using the transistors M3-6 mirrors the bias current Ibias,
while the transistor M7 sets the bias point.
B. Exponential Circuit
This circuit integrates an exponentially rising positive cur-
rent on the membrane capacitor, as governed by the AdEx
model. The schematic is shown in Fig. 2c. The circuit uses
transistor M1 to sense the membrane potential at its gate.
Together with transistor M2, it provides an inverted membrane
voltage to M3. It further ensures that this inverted voltage range
of membrane potential (from 0.6 V to 1.05 V) biases M3 in
its subthreshold region. To maximize this range M3 is chosen
as a high-Vth device. In subthreshold region the drain current
of a transistor for drain-source drop VDS > 4UT is:
ID = I0e
VGS−Vth
nUT (6)
where I0 = 2nµCoxWL U
2
T [46]. The parameter n is equivalent
to Cox+Cj0Cox where Cj0 is the junction-depletion capacitance per
unit area of a reversed bias diode (0 V bias).
Fig. 3: a) Chip micrograph. b) The prototype evaluation
system.
The output drain current of transistor M3 therefore increases
exponentially with a linearly rising membrane potential. It is
copied by a current mirror formed by M4,5 and further by three
separate current mirrors formed by M6,7, M6,8 and M6,9. The
input/output current ratio of each of the three mirrors is 1:0.25,
1:0.5 and 1:1. The output of all three mirrors is merged into a
single output current and integrated onto the membrane. The
three mirrors are enabled by a 3-bit digital bus labeled WVT
– essentially realizing the digital exponential threshold of the
model parameter VT. The exponential circuit is enabled when
the output switch is asserted by bit enexp. The circuit limits
the output current above a membrane voltage of approx. 1.1 V,
since VSD of transistors M7,8,9 is below VSD,sat in this case.
The 3-bit WVT as well as all configuration bits are stored in
the local SRAM integrated per neuron.
C. Analog Read-Out
The output of read-out buffers within each neuron circuit
(see VreadOut in Fig. 2a) are connected via two output buffers
(not shown) to the chip pads. Out of the 32 neuron read-out
buffers, all odd ones are connected to the first output buffer,
while all even read-out buffers are connected to the second
output buffer. This scheme enables us to read out any two
simultaneous voltages from the neuron array.
V. E X P E R I M E N TA L R E S U LT S
The array of 32 AdEx neurons has been integrated on
a prototype chip occupying a total of 286 µm × 376 µm.
Each neuron occupies 11.76 × 286 µm of silicon area. The
prototype chip is fabricated in a low-K 1P9M 65-nm low-
power digital CMOS process with a total die area of 1.9
× 1.9 mm2. The bonded die on the chip daughterboard as
well the measurement setup is shown in Fig. 3. The data has
been acquired using a Keithley 2635B Sourcemeter for current
measurements as well as a LeCroy Wavesurfer 44Xs digital
oscilloscope for transient signals. The PCB baseboard designed
for measurement comprises of an on-board Xilinx Spartan-6
FPGA that takes command packets via a USB interface. The
chip and all neuron parameters are directly programmable via
a C++/Python based software setup.
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Fig. 4: a) A simulation where the exponential circuit is exposed
to a ramp voltage input and its output current is plotted on
a logarithmic-scale, while sweeping the exponential threshold
parameterWVT . b) Measured successive membrane traces from
the prototype chip with swept WVT [40].
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Fig. 5: Spike-triggered adaptation: (a,b) Decelerating mem-
brane as a result of increasing adaptation variable Vw. (c,d)
Accelerating membrane as a result of decreasing adaptation
variable Vw.
A. Exponential
To demonstrate the functionality of the exponential circuit,
it is subjected to a slow rising ramp, while its WVT is swept.
Fig. 4a shows this rising voltage ramp (dashed line) in log-
scale as well as the corresponding output currents of the
exponential circuit. Note that the output exponential current
increases as WVT decreases, with 0 indicating all mirrors
enabled. The output log current increases near-linearly for the
swept values of WVT for the required current range from 10 nA
to ≥ 1 µA.
Fig. 4b shows the experimental results of the neuron firing
tonically as a results of input current, where the exponential
current pulls the membrane voltage up. The digital parameter
WVT is being swept again during successive runs. Note how the
strength of exponential current decreases with every decreasing
value of WVT . Further, one may also notice the finite time
constant that exists during the membrane reset – this is due to
the conductance based reset realization.
0 100 200 300 400 500
0.4
0.6
0.8
1.0
V m
em
[V
]
e) Tonic spiking
0 100 200 300 400 500
b) Transient spiking
0 100 200 300 400 500
0.4
0.6
0.8
1.0
V m
em
[V
]
a) Adaptation
0 100 200 300 400 500
0.4
0.6
0.8
1.0
V m
em
[V
]
c) Delayed accelerating
0 100 200 300 400 500
d) Initial bursting
0 100 200 300 400 500
f) Regular bursting
0 10 20 30 40 50
Time [µs]
0.80
0.88
0.96
1.04
V m
em
[V
]
g) Tonic spiking (hw)
560 640 720 800
Time [µs]
h) Regular bursting (hw)
Fig. 6: Firing patterns of the designed AdEx neuron. From a)
to f) are those simulated on a circuit netlist [33], [47], whereas
g) and h) are measured results from the prototype chip [40].
B. Adaptation
The accelerating and decelerating spike-triggered adaptation
realized by the integration of adaptation circuit is shown in
Fig. 5. The adaptation voltage Vw grows from 0.6 V and
increments approx 0.1 V with every spike evoked – resulting
in decelerating adaptation (Fig. 5a and Fig. 5b). With the same
parameters and toggled enVw, a decreasing Vw results which
accelerates the membrane (Fig. 5c and Fig. 5d).
The time constant of the adaptation circuit (τw = RwCw)
is tuned with the resistor’s tunable bias since the capacitor
is fixed at 2 pF. The achievable time constants in the array
of 32 neurons is shown in Fig. 7. The short time constants
below 100 µs are realized by setting the maximum value of
resistor’s tunable current bias (1 µA), whereas the long time
constants are realized with a minimum available bias of 15 nA.
The measured decaying traces show the mismatch between
individual curves. This mismatch is more pronounced when the
circuit is biased with very small current compared to short time
constants where bias current is set much higher. A distribution
of minimum and maximum adaptation time constants measured
from 31 adaptation circuits on the prototype chip is shown on
the right side of Fig. 7.
70 250 500 750 1000
Ibias [LSB]
102
103
τ w
[µ
s]
0 100 200
0
5
1000 3000 5000
τw [µs]
0
10
Fig. 7: The adaptation time constant (τw) as a function of bias
current of the floating resistor. An uncalibrated distribution of
minimum and maximum τw is plotted for 31 samples.
C. Example Firing Patterns
Being a two-variable neuron model, the AdEx circuit re-
produces a diverse set of firing patterns [48] known from
biological neurons [49], and typically characterized by the
response to a step current stimulus. Fig. 6 shows a set of
example firing patterns from the designed circuit. Fig. 6a-f
show the adaptation, transient spiking, delayed accelerating,
initial bursting, tonic spiking as well as regular bursting. These
have been simulated on the circuit netlist prior to fabrication
on the chip. Fig. 6g,h shows tonic spiking and regular bursting
as measured on the prototype chip.
D. Multi-Compartment Configuration Using Passive Dendrites
To demonstrate the inter-compartment functionality we con-
figure a chain of resistively connected neurons as highlighted
in Fig. 8a. Fig. 9 shows the attenuation of a stimulus—
applied to compartment 0—as it passes the neighboring com-
partments. Tuning the strength of the variable resistor changes
the propagation length of the initial stimulus (panels d–f). The
varying levels of shift are caused by input offsets of the source-
degenerated leak OTA and the readout amplifier in different
compartments.
E. Multi-Compartment Configuration Using Active Dendrites
To showcase the successful operation of multiple AdEx
circuits in a multi-compartment configuration we implement
a benchmark that is derived from measurements described in
[50]: The authors show that single neurons are capable of
acting as coincidence detectors that are dependent on the site
of stimulation. In our benchmark, we reduce the biological
reference to the following target behavior: A neuron contains
three compartments, soma, proximal and distal dendrite. The
soma compartment is configured for sodium-like spikes—the
exponential term is enabled and the reset potential is below the
resting potential, with a comparatively short refractory period.
The other compartments are configured as active compartments
which can generate plateau potentials, so the refractory period
is set to a higher value and the reset potential is set signifi-
cantly higher than the leakage potential. The resulting array
Fig. 8: a) Compartment connectivity for the experiment shown
in Fig. 8. Compartment 0 is the start of a chain of compart-
ments, two of which (1 and 2, 3 and 4, etc.) are interconnected
directly. Each such pair is connected to its neighbors using the
inter-compartment resistors. b) Compartment connectivity for
the experiment shown in Fig. 9. Four physical compartments
form a chain of three resistively connected parts. The distal
(compartment 0) and soma (compartment 3) units receive
external synaptic input. Compartments 0 and 1 are configured
to produce plateau potentials. Compartment 2 is passive and
has its leak and reset circuit disabled. Compartment 3 is
configured for Na-spikes.
configuration is shown in Fig. 8b. The functional requirement
on the neuron is that a somatic stimulus of a certain strength
evokes exactly one spike at the soma and no spike at the distal
dendrite. Stimulus at the distal dendrite should cause no spikes.
Both stimuli combined should evoke a plateau potential in the
dendrite and a burst in the soma compartment.
To achieve this, the refractory times are configured such that
the duration of a plateau potential is approximately three times
the refractory period in the soma. A coarse parameter sweep
is used to determine the approximate parameter values that
lead to the desired behavior. Fig. 10 b) shows the result of
ten repeated parameter sweeps over the somatic and dendritic
firing threshold. The panel indicates the number of experiment
runs in which the target behavior is achieved. Although the
available region is narrow, the stability of the system for
repeated runs is sufficient to reliably reproduce the behavior.
Parameters from the center of the stable region are selected and
the membrane voltage is recorded for 60 repeated trials. The
results are shown in Fig. 10 a): Only one out of 60 samples
deviates from the standard response shape (shown with gray
color). The height of the voltage spikes in the bottom right
panel in Fig. 10 a) differs because the soma compartment is
configured with small (one out of 15 clock cycles) holdoff-
time at the end of the refractory period (during hold-off the
neuron is set to the leak conductance but no new spike may
trigger). Consequently, in the presence of a plateau potential in
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Fig. 9: Five neighboring neuron circuits are configured to form
a multi-compartment neuron. a)–c) The compartments 0–6 are
interconnected in a chain. Each even compartment connects
via Ric to the shared line, whereas each odd compartment
connects to the shared line and, using Sic, to its right neighbor.
Compartment 0 is stimulated via the synaptic input at time
0. The attenuated signal can be observed in consecutive com-
partments. b) Because two neighboring compartments, starting
from compartment 1, are short-circuited, the same response is
recorded over two output buffers. c) Due to different mismatch
in the readout chain, the recorded signals show a varying
degree of offset (see [31], [32] for offset characterization.) d)–
f) Membrane voltage for all compartments in the chain after
subtracting the baseline resting voltage Vrest. The current bias
which controls the inter-compartment resistance is varied: d)
IRic = 50 LSB e) IRic = 150 LSB f) IRic = 1000 LSB.
Each line shows one standard deviation acquired from ten
consecutive measurements.
the neighboring compartment the membrane voltage is pulled
up above the firing threshold before a new spike is emitted and
a reset is triggered.
V I . D I S C U S S I O N
This paper summarized the AdEx and multi-compartment
extensions developed to enhance the base 65 nm CMOS LIF
neuron for the HICANN-DLS prototype chip. For point-neuron
model enhancement, we integrated adaptation and exponential
circuit to the modular LIF neuron architecture. The AdEx
enhancement let us qualitatively reproduce exponential spikes,
and diverse spiking and bursting regimes. Using a floating tun-
able resistor we can tune very long adaptation time constants.
Further, by utilizing controlled inter-compartmental resistance
and transmission-gate switches, we extend the AdEx emulation
to multiple compartments. The conductance-based reset and
0.75
1.00
a)
distal
0.75
1.00
V
m
e
m
[V
]
proximal
500 550
0.75
1.00
1000 1050
Time [µs]
soma
1500 1550
26
0
27
0
28
0
29
0
30
0
31
0
32
0
33
0
Vthresh,distal [DAC LSB]
300
305
310
315
320
325V
th
re
sh
,s
o
m
a
[D
A
C
L
SB
]
b)
0
2
4
6
8
10
su
cc
es
s
co
un
t
Fig. 10: Multi-compartment configuration. a) Membrane volt-
age of individual compartments in an interconnected neuron.
Top row: distal compartment, center row: proximal compart-
ment, bottom row: soma compartment. Left column: A single
input spike is sent to the distal compartment. Center column:
A single input spike is sent to the soma compartment, which
evokes a spike event. Right column: Both stimuli are combined.
The stimulus magnitude is unchanged. Each panel shows 20
superimposed voltage recordings. Because at most two com-
partments can be recorded simultaneously, the data shown in
different rows stem from consecutive experiments. Thus, data
from 60 experiments are shown in total. b) Parameter sweep
of the firing threshold in the soma and distal compartments.
The color indicates the number of successful repetitions out of
ten trials. The success is evaluated using the number of spikes
in the soma and distal compartments (see text).
9Neuron model multi-comp. AdEx
No. of neurons 32
Area of single neuron 11.76 × 286 µm2
Voltage supply 2.5/1.2 V
Process 65-nm CMOS
Speed-up (acceleration) factor ×1000
Shared parameters1 3 current biases
Dedicated parameters1(per neuron) 20 (14 I-bias, 6 V-bias)
Digital Configuration 40-bit SRAM
Membrane capacitor (max.)2 2.36 pF (6-bit config.)
Input synaptic event (max.)3 10 µA, 4 ns pulses
1 available from on-chip tunable capacitive memory cells
[39], [51]
2 binary weighted with 37 fF unit capacitance; extendable
to 4.36 pF if adaptation is not used
3 amplitude and length of each current pulse emitted by the
synapse circuit
TABLE I: A summary of neuron array specifications.
TrueNorth
[52]
Neurogrid
[53]
This
Work
CMOS tech. [nm] 28 180 65
Architecture digital
analog
subth.
analog
Speed-upa ×1 ×1 ×1000
Neuron Model
augmented
LIF
QIF AdEx
Dedicated Parameters Yes No Yes
Biophysical
Dynamicsb
No Yes Yes
Neuron Area [µm2] 2900c 1800 3372
a compared to biological real-time
b tunable τrefr, τmem, τsyn
c multiplexed 256 times per time step
TABLE II: An overview of neuron model specifications in
large-scale neuromorphic architectures.
digital pulse control let us emulate the broad spikes (plateau
potentials) known from apical and thin dendrites. We have
demonstrated the functionality of emulated passive dendrites
in the circuit by connecting multiple adjacent compartments.
Furthermore, we have configured two adjacent neuronal com-
partments of an on-chip neuron as proximal and distal den-
drites to demonstrate active coincidence detection that leads to
plateau potentials in proximal dendrites and a burst of sodium-
like spikes in the somatic compartment.
This prototype chip demonstrates a scaled-down AdEx multi-
compartment neuron accelerated to 1000 times compared to
biological real-time. Each neuron occupies 11.76 × 286 µm2,
including the digital circuits for pulse control, AdEx multi-
compartment extensions and dedicated SRAM. This neuron
circuit together with number of input synapses and analog bias
memory is scheduled to scale up for a larger chip that will
feature 512 neurons with increased silicon area. The achieved
neuron specifications are listed in Table I.
The neuron circuit reduces the effect of device mismatch and
resulting input offsets after calibration (see [32] for calibration
of LIF circuits). The variation in adaptation time constant
among individual neurons is to be calibrated for, although it
does not preclude successful network operation. During the
design phase, the possibility of calibration has been ensured
for the circuit netlist using device Monte Carlo models. The
simulated energy per output spike expended by the neuron
circuit is 200 pJ for a 300 Hz output firing rate. The energy per
synaptic event depends on the realized network configuration,
number of input synapses, etc., and for the first-generation
180 nm wafer-scale system varies between 100 pJ and 10 nJ
[54].
A plethora of silicon neuron designs can be found in liter-
ature – from simple LIF neurons to two-dimensional models
and those implementing dendritic properties in analog circuits
[38], [53], [55]–[70] – as well as digital phenomenological
implementations [71]–[75]. Here we restrict our comparison
to neuron circuits implemented for large-scale neuromorphic
architectures, and summarized in Table II. The TrueNorth
neuron [52], [73] features an augmented LIF neuron model in
a scaled 28 nm CMOS process targeted mainly for synthetic
computation. The implementation therefore does not feature
tunable biophysical dynamics such as synaptic time constant
or refractory period duration. The neuron occupies 2900 µm2
despite a scaled process node, but the possibility of time-
multiplexing reduces the effective area by 256 times. In
comparison, Neurogrid [53] implements biophysical dynamics
like the BrainScaleS system. The neuron model is a two-
compartment quadratic model implemented using subthreshold
MOS dynamics in a 180 nm CMOS process. The subthreshold
implementation typically reduces the occupied area. The sys-
tem is tiled in NeuroCores, each containing 64k neurons that
share the neuron parameters. Both TrueNorth and Neurogrid
system implement real-time dynamics compared to the acceler-
ated implementation of the BrainScaleS system and the current
work. Our current multi-compartment AdEx neuron emulation
with its tunable dynamics present a biologically plausible
neuromorphic platform. The distributed memory architecture
with dedicated analog parameter memory and local SRAM in
every neuron makes the system highly flexible, re-configurable
and amenable to calibration that evolves as a profoundly non-
von Neumann implementation.
V I I . C O N C L U S I O N
In this work, we presented circuit extensions to enhance
the previously designed modular LIF neuron architecture to
multi-compartment AdEx model. The architecture presented
a re-configurable circuit for firing configurations ranging from
simple LIF to multi-compartment and AdEx modes. It allowed
us to reproduce exponential and adapting spike response as
well as diverse spiking firing patterns. By integrating multi-
compartment extensions, we have demonstrated properties of
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passive and active non-linear neuronal dendrites. Having pre-
sented the advance neuron model, we march on to integrate
a scaled-up HICANN-DLS chip – the building block of our
second-generation neuromorphic platform.
A C K N O W L E D G M E N T
The authors would like to express their gratitude to An-
dreas Hartel, Christian Pehle, Korbinian Schreiber, Sebastian
Billaudelle and David Sto¨ckel for the teamwork during design,
verification and measurement of the prototype chip. Further, the
authors would like to thank Eric Mu¨ller, Sebastian Schmitt and
Mihai Petrovici for systems support and theoretical discussions.
The authors would like to thank Stefan Scholze and Sebas-
tian Ho¨ppner from TU-Dresden for the PLL macro cell [76]
used in the prototype chip.
AU T H O R C O N T R I B U T I O N
S.A.A. wrote the manuscript, designed and measured AdEx
neuron circuit array. P.M. devised the pre tape-out calibra-
tion, performed experiments on structured neurons and wrote
Sec. V-D & Sec. V-E. G.K. designed the digital circuits for neu-
ron pulse control. L.K. verified firing patterns on the pre tape-
out netlist. Y.S. provided measurements on adaptation time
constant and software support. A.G. was the chip assembly
responsible. J.S. was the overall system architect and designed
multi-compartment/non-linear dendritic extensions. The con-
ceptual advice was given by K.M.
R E F E R E N C E S
[1] E. M. Izhikevich, “Which model to use for cortical spiking neurons?”
IEEE Transactions on Neural Networks, vol. 15, no. 5, pp. 1063–1070,
Sept 2004.
[2] L. Lapicque, “Recherches quantitatives sur l’excitation electrique des
nerfs traitee comme une polarization,” Journal de Physiologie et
Pathologie General, vol. 9, pp. 620–635, 1907.
[3] R. Stein, “Some Models of Neuronal Variability,” Biophysical Journal,
vol. 7, no. 1, pp. 37–68, Jan. 1967.
[4] T. Pfeil, A. Gru¨bl, S. Jeltsch, E. Mu¨ller, P. Mu¨ller, M. A. Petrovici,
M. Schmuker, D. Bru¨derle, J. Schemmel, and K. Meier, “Six networks
on a universal neuromorphic computing substrate,” Frontiers in Neuro-
science, vol. 7, p. 11, 2013.
[5] G. Indiveri, E. Chicca, and R. Douglas, “A VLSI array of low-power
spiking neurons and bistable synapses with spike-timing dependent
plasticity,” IEEE Transactions on Neural Networks, vol. 17, no. 1, pp.
211–221, Jan 2006.
[6] J.-s. Seo, B. Brezzo, Y. Liu, B. D. Parker, S. K. Esser, R. K. Montoye,
B. Rajendran, J. A. Tierno, L. Chang, D. S. Modha et al., “A 45nm cmos
neuromorphic chip with a scalable architecture for learning in networks
of spiking neurons,” in Custom Integrated Circuits Conference (CICC),
2011 IEEE. IEEE, 2011, pp. 1–4.
[7] E. M. Izhikevich, “Simple Model of Spiking Neurons,” IEEE Transac-
tions on Neural Networks, vol. 14, pp. 1569–1572, 2003.
[8] P. Latham, B. Richmond, P. Nelson, and S. Nirenberg, “Intrinsic dynam-
ics in neuronal networks. i. theory,” Journal of neurophysiology, vol. 83,
no. 2, pp. 808–827, 2000.
[9] R. Brette and W. Gerstner, “Adaptive exponential integrate-and-fire
model as an effective description of neuronal activity,” J. Neurophysiol.,
vol. 94, pp. 3637 – 3642, 2005.
[10] J. Touboul and R. Brette, “Dynamics and bifurcations of the
adaptive exponential integrate-and-fire model,” Biological Cybernetics,
vol. 99, no. 4, pp. 319–334, Nov 2008. [Online]. Available:
http://dx.doi.org/10.1007/s00422-008-0267-4
[11] R. Jolivet, A. Rauch, H.-R. Lu¨scher, and W. Gerstner, “Integrate-and-
fire models with adaptation are good enough,” in Advances in neural
information processing systems, 2006, pp. 595–602.
[12] A. Rauch, G. La Camera et al., “Neocortical pyramidal cells respond
as integrate-and-fire neurons to in vivo–like input currents,” Journal of
neurophysiology, vol. 90, no. 3, pp. 1598–1612, 2003.
[13] W. Gerstner, W. Kistler, R. Naud, and L. Paninski, Neuronal Dynamics.
Cambridge University Press, 2014, p. 24.
[14] C. Koch and I. Segev, “The role of single neurons in information
processing.” Nat Neurosci, vol. 3 Suppl, pp. 1171–1177, Nov. 2000.
[15] I. Segev, “Single neurone models: oversimple, complex and reduced,”
Trends in neurosciences, vol. 15, no. 11, pp. 414–421, 1992.
[16] W. Rall, “Theoretical significance of dendritic trees for neuronal input-
output relations,” Neural theory and modeling, pp. 73–97, 1964.
[17] G. Liu, “Local structural balance and functional interaction of excitatory
and inhibitory synapses in hippocampal dendrites,” Nature neuroscience,
vol. 7, no. 4, p. 373, 2004.
[18] H. B. Barlow and R. M. Hill, “Selective sensitivity to direction of
movement in ganglion cells of the rabbit retina,” Science, pp. 412–414,
1963.
[19] W. R. Taylor, S. He, W. R. Levick, and D. I. Vaney, “Dendritic
computation of direction selectivity by retinal ganglion cells,” Science,
vol. 289, no. 5488, pp. 2347–2350, 2000.
[20] M. Konishi, “How the owl tracks its prey: experiments with trained barn
owls reveal how their acute sense of hearing enables them to catch prey
in the dark,” American Scientist, vol. 61, no. 4, pp. 414–424, 1973.
[21] C. Carr and M. Konishi, “A circuit for detection of interaural time
differences in the brain stem of the barn owl,” Journal of Neuroscience,
vol. 10, no. 10, pp. 3227–3246, 1990.
[22] G. J. Stuart and B. Sakmann, “Active propagation of somatic action
potentials into neocortical pyramidal cell dendrites,” Nature, vol. 367,
no. 6458, p. 69, 1994.
[23] G. Stuart, N. Spruston, B. Sakmann, and M. Ha¨usser, “Action potential
initiation and backpropagation in neurons of the mammalian cns,”
Trends in neurosciences, vol. 20, no. 3, pp. 125–131, 1997.
[24] M. London and M. Ha¨usser, “Dendritic computation,” Annu. Rev. Neu-
rosci., vol. 28, pp. 503–532, 2005.
[25] J. C. Magee and D. Johnston, “A synaptically controlled, associative
signal for hebbian plasticity in hippocampal neurons,” Science, vol. 275,
no. 5297, pp. 209–213, 1997.
[26] H. Markram, J. Lu¨bke, M. Frotscher, and B. Sakmann, “Regulation of
synaptic efficacy by coincidence of postsynaptic aps.” Science, vol. 275,
pp. 213–215, 1997.
[27] M. Ha¨usser, N. Spruston, and G. J. Stuart, “Diversity and dynamics of
dendritic signaling,” Science, vol. 290, no. 5492, pp. 739–744, 2000.
[28] J. Schiller, G. Major, H. J. Koester, and Y. Schiller, “Nmda spikes in
basal dendrites of cortical pyramidal neurons,” Nature, vol. 404, no.
6775, p. 285, 2000.
[29] M. E. Larkum, T. Nevian, M. Sandler, A. Polsky, and J. Schiller,
“Synaptic integration in tuft dendrites of layer 5 pyramidal neurons:
a new unifying principle,” Science, vol. 325, no. 5941, pp. 756–760,
2009.
[30] S. D. Antic, W.-L. Zhou, A. R. Moore, S. M. Short, and K. D. Ikonomu,
“The decade of the dendritic nmda spike,” Journal of neuroscience
research, vol. 88, no. 14, pp. 2991–3001, 2010.
[31] S. A. Aamir, P. Mu¨ller, A. Hartel, J. Schemmel, and K. Meier, “A highly
tunable 65-nm cmos LIF neuron for a large scale neuromorphic system,”
in Proc. 42nd ESSCIRC Conf., Sept 2016, pp. 71–74.
[32] S. A. Aamir, Y. Stradmann, P. Mu¨ller, C. Pehle, A. Hartel, A. Gru¨bl,
J. Schemmel, and K. Meier, “An accelerated LIF neuronal network
11
array for a large scale mixed-signal neuromorphic architecture,” arXiv
preprint, arXiv:1804.01906.
[33] S. A. Aamir, P. Mu¨ller, L. Kriener, G. Kiene, J. Schemmel, and K. Meier,
“From lif to adex neuron models: Accelerated analog 65 nm cmos
implementation,” in IEEE Biomedical Circuits and Systems Conference
(BioCAS), Oct 2017, pp. 1–4.
[34] J. Schemmel, L. Kriener, P. Mu¨ller, and K. Meier, “An accelerated
analog neuromorphic hardware system emulating nmda- and calcium-
based non-linear dendrites,” in International Joint Conference on Neural
Networks (IJCNN), May 2017, pp. 2217–2226.
[35] J. Schemmel, “Brainscales 2: A novel architecture for analog accelerated
neuromophic computing and hybrid plasticity,” Internal document, ASIC
Lab., Kirchhoff-Institute for Physics, 2017.
[36] J. Schemmel, D. Bru¨derle, A. Gru¨bl, M. Hock, K. Meier, and S. Millner,
“A wafer-scale neuromorphic hardware system for large-scale neural
modeling,” in Proc. ISCAS, 2010, pp. 1947–1950.
[37] J. Schemmel, S. A. Aamir, S. Billaudelle, A. Gru¨bl, A. Hartel, G. Kiene,
C. Pehle, K. Schreiber, and K. Meier, “An analog neurormorphic hard-
ware system combining structured neurons with hybrid learning,” IEEE
Transactions of Circuits and Systems - I, in preparation 2018.
[38] S. Millner, A. Gru¨bl, K. Meier, J. Schemmel, and M.-O. Schwartz,
“A VLSI implementation of the adaptive exponential integrate-and-fire
neuron model,” in Advances in NIPS, 2010, pp. 1642–1650.
[39] M. Hock, A. Hartel, J. Schemmel, and K. Meier, “An analog dynamic
memory array for neuromorphic hardware,” in Circuit Theory and
Design (ECCTD), 2013 European Conference on, Sep. 2013, pp. 1–4.
[40] S. A. Aamir, “Mixed signal circuit implementation of spiking neuron
models,” Ph.D. dissertation, Karlsruhe Institute of Technology, 2018.
[41] G. Kiene, “Mixed-signal neuron and readout circuits for a neuromorphic
system,” Master’s thesis, Universita¨t Heidelberg, 2017.
[42] S. Millner, A. Hartel, J. Schemmel, and K. Meier, “Towards biologically
realistic multi-compartment neuron model emulation in analog VLSI,”
in Proceedings ESANN 2012, 2012.
[43] P. Mu¨ller, “Modeling and verification for a scalable neuromorphic
substrate,” Ph.D. dissertation, Universita¨t Heidelberg, 2017.
[44] F. Cannillo, C. Toumazou, and T. S. Lande, “Bulk-drain connected load
for subthreshold mos current-mode logic,” Electronics Letters, vol. 43,
no. 12, pp. 662–664, June 2007.
[45] A. Tajalli, E. J. Brauer, Y. Leblebici, and E. Vittoz, “Subthreshold source-
coupled logic circuits for ultra-low-power applications,” IEEE J. Solid-
State Circuits, vol. 43, no. 7, pp. 1699–1710, July 2008.
[46] C. C. Enz, F. Krummenacher, and E. A. Vittoz, “An analytical mos
transistor model valid in all regions of operation and dedicated to low-
voltage and low-current applications,” Analog integrated circuits and
signal processing, vol. 8, no. 1, pp. 83–114, 1995.
[47] L. Kriener, “Characterization of single-neuron dynamics in the develop-
ment of neuromorphic hardware,” Master’s thesis, Heidelberg University,
March 2017.
[48] R. Naud, N. Marcille, C. Clopath, and W. Gerstner, “Firing patterns in
the adaptive exponential integrate-and-fire model,” Biological Cybernet-
ics, vol. 99, no. 4, pp. 335–347, Nov 2008.
[49] H. Markram et al., “Interneurons of the neocortical inhibitory system,”
Nature Rev. Neurosci., vol. 5, no. 10, pp. 793–807, 2004.
[50] M. Larkum, “A cellular mechanism for cortical associations: an organiz-
ing principle for the cerebral cortex,” Trends in neurosciences, vol. 36,
no. 3, pp. 141–151, 2013.
[51] M. Hock, “Modern semiconductor technologies for neuromorphic hard-
ware,” Ph.D. dissertation, Ruprecht-Karls-Universita¨t Heidelberg, 2014.
[52] P. A. Merolla, J. V. Arthur et al., “A million spiking-neuron integrated
circuit with a scalable communication network and interface,” Science,
vol. 345, no. 6197, pp. 668–673, 2014.
[53] B. V. Benjamin, P. Gao, E. McQuinn et al., “Neurogrid: A mixed-analog-
digital multichip system for large-scale neural simulations,” Proceedings
of the IEEE, vol. 102, no. 5, pp. 699–716, May 2014.
[54] S. Schmitt, J. Kla¨hn, G. Bellec, A. Gru¨bl, M. Guettler, A. Hartel,
S. Hartmann, D. Husmann, K. Husmann, S. Jeltsch et al., “Neuromor-
phic hardware in the loop: Training a deep spiking network on the
brainscales wafer-scale system,” in International Joint Conference on
Neural Networks (IJCNN). IEEE, 2017, pp. 2227–2234.
[55] C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison
Wesley, 1989.
[56] M. Mahowald and R. Douglas, “A silicon neuron,” Nature, vol.
354, no. 6354, pp. 515–518, Dec 1991. [Online]. Available:
http://dx.doi.org/10.1038/354515a0
[57] B. Linares-Barranco, E. Sa´nchez-Sinencio, A. Rodrı´guez-Va´zquez, and
J. L. Huertas, “A cmos implementation of fitzhugh-nagumo neuron
model,” IEEE Journal of Solid-State Circuits, vol. 26, no. 7, pp. 956–
965, 1991.
[58] P. Ha¨fliger, M. Mahowald, and L. Watts, “A spike based learning neuron
in analog vlsi,” in Advances in Neural Information Processing Systems,
1997, pp. 692–698.
[59] C. Rasche and R. J. Douglas, “Forward- and backpropagation in a
silicon dendrite,” IEEE Transactions on Neural Networks, vol. 12, no. 2,
pp. 386–393, Mar 2001.
[60] E. Farquhar and P. Hasler, “A bio-physically inspired silicon neuron,”
IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52,
no. 3, pp. 477–488, 2005.
[61] P. A. Merolla and K. Boahen, “Dynamic computation in a recurrent
network of heterogeneous silicon neurons,” in Proceedings of the 2006
IEEE International Symposium on Circuits and Systems (ISCAS 2006),
2006.
[62] J. Wijekoon and P. Dudek, “Compact silicon neuron circuit with spiking
and bursting behaviour,” Neural Networks, vol. 21, no. 2, pp. 524 – 534,
2008.
[63] P. Livi and G. Indiveri, “A current-mode conductance-based silicon
neuron for address-event neuromorphic systems,” in International Sym-
posium on Circuits and Systems, May 2009, pp. 2898–2901.
[64] R. J. Vogelstein, U. Mallik, J. T. Vogelstein, and G. Cauwenberghs,
“Dynamically reconfigurable silicon array of spiking neurons with
conductance-based synapses,” IEEE transactions on neural networks,
vol. 18, no. 1, pp. 253–265, 2007.
[65] A. Van Schaik, C. Jin, A. McEwan, and T. J. Hamilton, “A log-
domain implementation of the izhikevich neuron model,” in Circuits and
Systems (ISCAS), Proceedings of 2010 IEEE International Symposium
on. IEEE, 2010, pp. 4253–4256.
[66] Y. Wang and S.-C. Liu, “A two-dimensional configurable active silicon
dendritic neuron array,” IEEE Transactions on Circuits and Systems I:
Regular Papers, vol. 58, no. 9, pp. 2159–2171, 2011.
[67] S. Saı¨ghi, Y. Bornat, J. Tomas, G. Le Masson, and S. Renaud, “A library
of analog operators based on the hodgkin-huxley formalism for the
design of tunable, real-time, silicon neurons,” IEEE transactions on
biomedical circuits and systems, vol. 5, no. 1, pp. 3–19, 2011.
[68] F. Folowosele, T. J. Hamilton, and R. Etienne-Cummings, “Silicon
modeling of the mihalas-niebur neuron,” IEEE Transactions on Neural
Networks, vol. 22, no. 12, pp. 1915–1927, Dec 2011.
[69] S. Ramakrishnan, R. Wunderlich, J. Hasler, and S. George, “Neuron
array with plastic synapses and programmable dendrites,” IEEE Trans-
actions on Biomedical Circuits and Systems, vol. 7, no. 5, pp. 631–642,
2013.
[70] C. Mayr, J. Partzsch, M. Noack, S. Ha¨nzsche, S. Scholze, S. Ho¨ppner,
G. Ellguth, and R. Schu¨ffny, “A biological-realtime neuromorphic sys-
tem in 28 nm cmos using low-leakage switched capacitor circuits,” IEEE
Transactions on Biomedical Circuits and Systems, vol. 10, no. 1, pp.
243–254, Feb 2016.
[71] A. Cassidy and A. G. Andreou, “Dynamical digital silicon neurons,” in
2008 IEEE Biomedical Circuits and Systems Conference, Nov 2008, pp.
289–292.
[72] P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, and D. S.
Modha, “A digital neurosynaptic core using embedded crossbar memory
12
with 45pj per spike in 45nm,” in 2011 IEEE Custom Integrated Circuits
Conference (CICC), Sept 2011, pp. 1–4.
[73] A. S. Cassidy, P. Merolla, J. V. Arthur, S. Esser et al., “Cognitive
computing building block: A versatile and efficient digital neuron model
for neurosynaptic cores,” International Joint Conference on Neural
Networks (IJCNN), 2013.
[74] C. Frenkel, J. D. Legat, and D. Bol, “A compact phenomenological
digital neuron implementing the 20 izhikevich behaviors,” in IEEE
Biomedical Circuits and Systems Conference (BioCAS), Oct 2017, pp.
1–4.
[75] M. Davies et al., “Loihi: A neuromorphic manycore processor with on-
chip learning,” IEEE Micro, vol. 38, no. 1, pp. 82–99, 2018.
[76] S. Ho¨ppner, H. Eisenreich, S. Henker, D. Walter, G. Ellguth, and
R. Schu¨ffny, “A compact clock generator for heterogeneous gals mpsocs
in 65-nm cmos technology,” IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, vol. 21, no. 3, pp. 566–570, March 2013.
Syed Ahmed Aamir (S’11) received the M.Sc. de-
gree from Linko¨ping University, Sweden and Ph.D.
degree from Karlsruhe Institute of Technology, Ger-
many, both in electrical engineering in 2010 and
2018 respectively. He has worked as a Research En-
gineer at Linko¨ping University and currently works
as a Postdoctoral Researcher in Electronic Vision(s)
group at Kirchhoff Institute for Physics, Heidelberg.
His current research interests include low-power ana-
log design, integrated mixed-signal/RF transceivers
and biologically-inspired systems.
Paul Mu¨ller received the Dipl. Phys. degree from
Heidelberg University, Heidelberg, in 2011. He was
working as a research assistant at the Electronic
Vision(s) group until 2013, and received his Ph.D.
degree in Physics in 2017. His current research
interest is the development, operation and application
of mixed-signal neuromorphic devices.
Gerd Kiene received the M.Sc. degree in Physics
from Heidelberg University, Germany, in 2017. Cur-
rently he is working as a research assistant in the
Electronic Vision(s) group at the Kirchhoff Institute
for Physics developing analog readout and mixed-
signal circuits for neuromorphic systems. His re-
search interests are the development of novel com-
puting systems as well as digital, analog and RF
integrated circuits.
Laura Kriener received the M.Sc. degree in Physics
from Heidelberg University, Germany, in 2017. Her
Master’s thesis in the Electron Vision(s) group at the
Kirchhoff Institute for Physics focused on the pre-
production characterization of single neuron dynam-
ics on neuromorphic hardware. Her research interests
are the development and application of neuromorphic
hardware.
Yannik Stradmann received the B.Sc. degree in
Physics from Heidelberg University, Germany, in
2016. His research as a Master’s student within the
Electronic Vision(s) group focuses on the develop-
ment and verification of mixed-signal VLSI circuits
for neuromorphic hardware.
Andreas Gru¨bl received the Dipl. Phys. and Ph.D.
degrees from Heidelberg University, Heidelberg, Ger-
many in 2003 and 2007, respectively. Currently, he
is a Senior Postdoctoral Researcher in the Electronic
Vision(s) group and leader of the Electronics Depart-
ment of the Kirchhoff Institute for Physics at Heidel-
berg University. He has eight years of postdoctoral
experience in designing and building complex mi-
croelectronics systems for brain-inspired information
processing. His research focus is on new methods for
the implementation of large mixed-signal SoCs.
Johannes Schemmel (M’08) received the Ph.D. de-
gree in physics from Heidelberg University, Heidel-
berg, Germany, in 1999. Currently, he is ‘Akademis-
cher Oberrat’ in the Kirchhoff Institute of Physics,
Heidelberg, where he is head of the ASIC laboratory
and the Electronic Vision(s) group. His research inter-
ests are mixed-mode VLSI systems for information
processing, especially the analog implementation of
biologically realistic neural network models. He is
the architect of the Spikey and BrainScaleS acceler-
ated Neuromorphic hardware systems.
Karlheinz Meier (M’17) received the Ph.D. degree
in physics from Hamburg University, Hamburg, Ger-
many, in 1984. He is currently a Professor of Physics
at Heidelberg University, Heidelberg, Germany, and
Co-Founder of the Kirchhoff-Institut and the Heidel-
berg ASIC Laboratory in Heidelberg. His research
interests include the application of microelectronics
in particle physics, electronic realizations of brain
circuits, and principles of information processing in
spiking neural networks.
